# WP 01. Semiconductor Wafer Overlay and Distortion Correction

| | |
|---|---|
| RESEARCH STATUS | Proposed study. No experimental results have been claimed. |
| CLUSTER | Semiconductor Manufacturing |
| EXCEL CROSSWALK | Not explicitly listed; adjacent to Edge and Semiconductor Technology |
| CLOSEST PROJECT | paceval_Industrial_Piecewise_Calibration |


## Abstract

Chip manufacturers must fit, version and repeatedly apply nonlinear overlay correction maps across wafers, layers and lots. This study defines a falsifiable and independently testable mathematical kernel for the paceval. Mathematical Engine. The workload and the evaluation criteria below are experimental plans rather than measurements.


## 1. Industrial scope and relationship to existing research

Distinctive contribution: Two-dimensional wafer field correction and uncertainty-aware overlay residual maps, not scalar sensor piecewise calibration.

Workbook relationship: Not explicitly listed; adjacent to Edge and Semiconductor Technology. The workbook index and potential commercial benefit are subjective estimates, not measured commercial evidence.

## 2. Candidate mathematical kernels

Kernel 1

```
Overlay correction: dx(x,y) = a0 + a1*x + a2*y + a3*x*x + a4*x*y + a5*y*y
```

Kernel 2

```
Orthogonal correction: dy(x,y) = b0 + b1*x + b2*y + b3*x*x + b4*x*y + b5*y*y
```

Kernel 3

```
Residual map: e = sqrt((dx_meas-dx)^2 + (dy_meas-dy)^2)
```

Kernel 4

```
Usable wafer mask: m = R*R - (x*x+y*y)
```

Model expressions are mathematical specifications, not syntax-checked SDK strings. Implementation must declare units, parameter domains, formula IDs, regularization, model assumptions and reference tests.

## 3. How paceval is actually used

The host application owns parsing and dimensional validation of inputs, formula versioning, candidate generation, dataset provenance, graph-handle lifetime, independent solvers, aggregation and output. paceval owns every supported explicit scalar or composite mathematical expression and its repeated evaluation. Expression creation is performed once per stable model version. The host reuses each computation handle for all compatible input rows. Batch evaluation is used only where it preserves semantics and actually improves measured throughput. The selected paceval SDK or MCP interface must be identified in the experiment log; a local SDK call is not reported as a remote MCP benchmark.

C++ orchestrates candidate enumeration, fitted coefficients, domain-specific numerical solving, independent checking and I/O. paceval should own all supported scalar, composite cost, sensitivity and constraint formulas. Stable models use persistent computation handles and batch execution when beneficial.

## 4. Proposed numerical experiment and comparators

Build 10 coefficient-versioned overlay models with 1e4 to 1e6 synthetic wafer coordinates per version. Add holdout measurement maps when independently licensed.

Baselines: Least-squares fitting is host-side. Compare repeated evaluation against vectorized C++, Eigen polynomials and a NumPy vectorized implementation. Report per-wafer residual RMSE and the map-creation amortization point.

Collect median, p95 and p99 latency across repeated runs; throughput, peak RAM, graph creation time, time per reused evaluation, energy where measured and complete pipeline wall time. Record hardware, compiler, precision, parallelism, batching, runtime version, warmup, data layout and input-sequence checksum. Use identical mathematical expressions, tolerances and unit handling in every baseline. Baseline alternatives should include optimized native C++ and, where domain-relevant, specialist solvers. Invalidate claims of engine-wide speedup if the measured advantage exists only in a small formula stage.

## 5. Independent validation and edge cases

1. Validate coefficients with a high-precision Horner evaluator. Use affine, quadratic and rotational synthetic truth maps; include the wafer edge, outliers and drift.

2. Use holdout overlay targets and calibrated uncertainty rather than training residual alone.

3. Compare output in nanometers with identical normalization and treatment of missing measurements.

Predeclare the accepted absolute, relative and application-scaled errors. Verify each expression against an independent implementation using the same inputs and conventions. Include singular, limiting, invalid and near-boundary cases. If a formal interval claim is made, demonstrate coverage of an entire input interval using a method that actually bounds the interval; pointwise TINC checks alone are not such a proof.

## 6. Go or no-go assessment

A pilot is a technical go only if it passes the independently stated numerical and application acceptance tests and demonstrates either a repeatable improvement of at least 15% in full-pipeline latency or energy under matched conditions, or at least 25% reduction in measured formula-update/integration effort without a performance or quality regression. These are proposed decision thresholds, not measured outcomes. A result below the threshold is a no-go for the claimed benefit, even if the mathematical engine functions correctly.

Principal risk: A polynomial overlay demonstration does not reproduce SEM physics, instrument bias, metrology calibration or fab qualification.

## 7. Required release artifacts

Provide C++ sources, runtime version, formula manifest, dataset or synthetic generator with fixed seeds, native and high-precision references, failed-case logs, confidence intervals for timings and complete pipeline resource measurements. Never claim deployment, customer validation or certification without separate evidence.

## 8. Selected external references

1. https://www.nist.gov/programs-projects/overlay-metrology-using-physics-and-ai-based-scanning-electron-microscopy

2. https://www.asml.com/en/technology/lithography-principles/measuring-accuracy

paceval architecture: https://paceval.com/developers/

Context sources do not certify any paceval results.